LIRABRY ieee;
USE ieee.std_logic_1166.ALL;

ENTITY et2 IS
    PORT (
        a : IN STD_LOGIC;
        b : IN STD_LOGIC;
        S : OUT STD_LOGIC
    );

END et2;

ARCHITECTURE archi OF et2 IS

BEGIN

    s <= A AND B;

END archi;